Abstract-In this paper, we introduce the microwave transmission characteristics of interconnection lines on a wafer level package (WLP) and also propose a precise microwave-frequency model of the WLP interconnections. The slow wave factor (SWF) and attenuation constant are measured and discussed. High-frequency measurement is described, based on two-port -parameter measurements, using an on-wafer microwave probe with a frequency range of up to 5 GHz. The extracted model is represented in the form of distributed lumped circuit model elements and can be easily merged into SPICE simulations. From the extracted model, it was found that line capacitance and inductance per unit length are 0.110 pF/mm and 0.286 nH/mm, respectively. We have successfully applied the extracted model to the design and analysis of a Rambus memory module for time domain simulation and signal integrity simulation. From the simulation, it was found that the WLP has better high-frequency performance, because of its low package inductance, compared with the BGA package, but longer propagation delay, because of the relatively high package capacitance.
I
T IS generally agreed that the design, fabrication and assembly of chip scale packages (CSPs) should move toward wafer level packaging technology to achieve the lowest possible total cost of the package [1] . In this wafer level package (WLP) approach, the package process is applied to an entire wafer and all the dies are packaged at the same time. Prior to dicing, each chip is in a packaged format, ready for the subsequent test and assembly process [2] . The WLP improves the concept of die-size packaging by introducing economies of scale in the manufacturing process.
Fabricated packages, while still in wafer form, have clear advantages over traditional packages [3] .
First, mass manufacturing of the WLP in wafer form enables low cost manufacturing of the packages. Hence, the cost of the WLP manufacturing is very sensitive to the yield of devices on the wafer. However, if the yield of the die is kept high, the cost of WLP can be significantly reduced compared with that of traditional packages. Furthermore, the cost of WLP manufacturing can be reduced further using die shrink. As the size of the die shrinks on a wafer, the number of dies per wafer increases, and because the cost of processing the packages in the wafer form is essentially fixed, the cost per package decreases. In addition, the WLP provides the smallest form factor since the package is fabricated in wafer form with the die size. Finally, the WLP may be tested and burned-in in the wafer form before dicing. Probe contact on solder bumps or balls is improved compared with that on bare aluminum pads. However, because the WLP is truly "chip-size," all the I/O must fit under the chip. This can effectively limit the number of I/O that can be used if the package pitch is to be used on available board technology.
In addition to the above-mentioned advantages of the WLP, one of the other most significant advantages of the WLP is the capability of the WLP in very high-speed applications. The WLP can be applied as a package solution for above 1 GHz digital, differential signaling, and microwave devices. WLP will be used more extensively for high-frequency applications including Rambus DRAM [4] .
WLP has very short line traces on the package, resulting in very low parasitic inductance and capacitance. The length of the interconnection lines on the WLP should be less than the length of the die. This low interconnection-line inductance further reduces high-frequency delays, improves speed, and suppresses power/ground fluctuations caused by the package parasitics [5] . In particular, when a top-level interconnection on the chip works as a ground plane for the interconnection lines on the WLP, the inductance of the interconnection lines can be reduced further.
However, little modeling work has been reported for the interconnection line of the WLP aimed at extracting the high-frequency model of the interconnection lines, which can be merged into SPICE simulations. The previous work has measured the total parasitic capacitive loading effect of the WLP, including the parasitic capacitive loading of the solder balls and the input capacitance of the chip [6] , [7] . The measurements were based on one-port -parameter measurements. The parasitic inductive effect of the interconnection lines was not considered in the previous studies. Furthermore, the previous works did not exclude the effect of the multiple reflections during the -parameter measurement and subsequent modeling process.
In this paper, we introduce the microwave transmission characteristics of the interconnection lines on the WLP, and also propose a precise microwave frequency model of the WLP interconnection lines. These high-frequency characteristics and the suggested model can provide useful information to the package designers in order to realize the optimal design of the WLP.
To describe the transmission characteristics, the Slow Wave Factor (SWF) and attenuation constant of the interconnection line on the WLP were measured and are discussed. The high-frequency measurement was conducted based on two-port -parameter measurements using a --on-wafer microwave probe, with a frequency range of up to 5 GHz, and the parasitics associated with the connectors were removed by using on-wafer probing measurements. In addition, by using a de-embedding process after the -parameter measurement, the effect of the multiple reflections, caused by impedance discontinuities, on the test WLP could be avoided. Therefore, we were able to extract pure models of the interconnection lines on the WLP. The model is in the form of a distributed lumped circuit model with elements such as shunt capacitors, series inductors, and series resistors. From the extracted model, it was found that the interconnection line capacitance and inductance per unit length are 0.110 pF/mm and 0.286 nH/mm, respectively. The interconnection line resistance varies depending on frequency, because of the frequency dependent skin effect.
The extracted model can be easily merged into SPICE simulation, to simulate the delay, reflection, and attenuation of the signals on the WLP. We have successfully applied the extracted model of the WLP to the design and analysis of a Rambus memory module for time domain simulation and signal integrity simulation. From the simulation, using the extracted model, which can be explained physically, we observed that the effective impedance of the Rambus in-line memory module (RIMM) loaded bus rapidly decreases, deviating from the target impedance, as the inductance of the WLP increases. Hence, the WLP shows better performance due to its low package inductance compared with the BGA package. In the time-domain simulation, longer delay but smaller overshoot were shown for the WLP compared with the BGA.
II. HIGH-FREQUENCY TRANSMISSION CHARACTERISTICS OF WLP INTERCONNECTION LINES-SLOW WAVE FACTOR AND ATTENUATION CONSTANT
For the measurement and modeling in our study, we used one form of the WLP called Omega-CSP. The fabrication process of the Omega-CSP was developed by Hynix Semiconductor (formerly Hyundai Electronics Corporation, Ltd.) and is similar to the integrated circuit fabrication process [7] . A spin coating process is used to stack the stress buffer layer (SBL) and bisbenzo cyclo butane (BCB) layer. Fig. 1(a) and (b) show the cross-sectional structure and the re-distribution layer pattern of the Omega-CSP WLP used in this study.
Test interconnection line patterns are designed and fabricated on the test WLP for the -parameter measurements and subsequent modeling process. Silicon was used as the wafer substrate of the WLP. The -parameter measurement technique is widely known to be extremely stable, as well as accurate up to very high frequencies. Moreover, it is easily de-embedded to exclude the effect of the probing pad parasitics during the on-wafer characterization. Fig. 2 (a) and (b) illustrate the layout of the test pattern and its cross-sectional structure. For the interconnection line structure, a conductor-backed coplanar waveguide [8] was chosen. This conventional line structure was used in the WLP, on the assumption that the metal layers on the chip work as ground planes. The line width of the pattern was 40 m, and the line lengths varied from 2.44, 3.08, 4.36, 5.21, 8.18, to 10 mm.
To investigate the high-frequency transmission characteristics of the interconnection lines on the test WLP, we calculated the SWF and attenuation constant from the -parameter measurements. From the SWF, represented as a function of frequency, we can verify the propagation mode along the interconnection line and are able to calculate the effective dielectric constant of the waveguide, which defines the propagation velocity of the electromagnetic wave through the interconnection line. The attenuation constant derives from the total loss of the interconnection line and is caused by the dielectric loss and skin effect loss.
We obtained the SWF from the de-embedded -parameters using (1)-(4) [9] (1) where and are the de-embedded -parameters from the measured -parameters, and is the free-space phase velocity. and are the wavelengths in free space and in the guiding medium, respectively. Fig. 3 shows the measured SWF of the test WLP interconnection line as a function of frequency up to 5 GHz. The maximum value of the SWF is approximately 2.22 at 80 MHz. It demonstrates that there is no "slow wave" propagation in the WLP interconnection line. This means that wave propagation along the interconnection line on the WLP is a TEM or Quasi-TEM mode, since "slow wave" propagation occurs when the waves are not in a TEM or Quasi-TEM mode. In the WLP, the field is mostly confined to the dielectric medium [the SBL layer in Fig. 2(b) ], which is a relatively lossless dielectric medium. As illustrated in Fig. 1(b) , the SBL layer is the dielectric layer under the metal interconnection line on the test WLP. Above 1 GHz frequency, the SWF is almost invariant and frequency independent. Its value remains at about 1.73, corresponding to an effective dielectric constant of approximately 3-the same as the relative permittivity of the SBL dielectric layer. Therefore, the fields are fully guided within the SBL layer, and the test interconnection line on the WLP can be considered as a conductor-backed coplanar waveguide with the guiding medium of the SBL layer.
It was previously reported that the SWF of the on-chip interconnection line on a Si chip is approximately 7, and the attenuation constant approximately 1 dB/mm at 5 GHz [10]- [12] . The SWF and attenuation constant of the on-chip interconnection line are found to be much higher than those of the interconnection lines on the WLP. This occurs because of the high resistance of the on-chip interconnection line and the high-loss silicon substrate. Even though the propagation mode in the on-chip interconnection is a Quasi-TEM mode, the relative dielectric constant of the silicon is higher, which results in a higher SWF.
We obtained the attenuation constant from (3). As shown in Fig. 4 , the attenuation constant of the WLP interconnection line is small. The maximum attenuation constant is approximately 0.08 dB/mm at 5 GHz. The attenuation constant increases with frequency because the metal conductor loss and the dielectric loss increase as the frequency increases. The low loss of the interconnection line is due to the low dielectric loss of the guiding medium of the SBL layer and the low resistivity of the copper conductor. 
III. MICROWAVE FREQUENCY MODEL AND EXTRACTED MODEL PARAMETERS
The equivalent circuit model of the WLP interconnection line is composed of distributed lumped circuit elements, which is justified by the evidence of the quasi-TEM mode propagation given in Section II. The cross-section and the transverse circuit elements of the interconnection line on the WLP are shown in Fig. 5(a) .
represents transverse capacitance between the signal trace and the coplanar ground on the top layer of the WLP and is the transverse capacitance of the SBL layer. Since the interconnection line length of the test WLP is relatively short compared with the wavelength of the guided wave at 5 GHz, we used a simplified distributed circuit model as shown in Fig. 5(b) . It is a two-section -model. The validity of the suggested model is demonstrated by comparison of the simulation, based on the extracted model, and the high-frequency measurements.
As shown in Fig. 5(b) , the metal conductive loss is introduced as a resistance in series with where is the inductance of the interconnection line. The transverse capacitance is represented by which is the sum of the and the in Fig. 5(a) . Dielectric loss in the SBL layer is ignored because it is too small to affect the electrical transmission. The resistance includes the resistance of the return current as well as the resistance of the signal conductor, which is described in (5)-(7) [13] [ /m] [ /m]
[ /m]
where , , and are the signal conductor width, the Al metal plane thickness, and the height of the signal conductor from the Al metal plane, respectively. In (6), it is assumed that current in the Al metal plane is uniformly distributed because the skin depth of Al metal plane is larger than the thickness. The resistance of the coplanar ground is ignored because most of the return current flows through the Al metal plane. According to the 3-D full wave simulation, almost 70% of return current flows through the on-chip metal plane. The next step was to extract the model parameters, described in Fig. 5(b) , from the -parameter measurements. Fig. 6 depicts the modeling procedure. After the probe pad parasitics were de-embedded using -parameter-based techniques [14] , the de-embedded -parameters were obtained from the measured -parameters. Then, the calculated -parameters from the suggested equivalent circuit model of Fig. 5(b) were fitted to the de-embedded -parameters using a genetic algorithm [15] , [16] . By comparing the two sets of -parameters, the actual model parameters were extracted.
The -parameters of the suggested equivalent circuit model of Fig. 5(b) can be calculated by using (8)-(11) since the twosection -model is connected in a cascade [17] (8) In Fig. 7(a)-(d) , we can compare the two sets of -parameters. One set is derived from measurement and the other set is calculated from the suggested equivalent circuit model by (8)- (11) . The two sets of -parameters are shown as functions of the frequency up to 5 GHz. As can be seen, the measured -parameters, and the calculated -parameters are in close agreement up to 5 GHz, demonstrating the validity of the extracted model parameters. This excellent agreement guarantees the precision of the extracted circuit model for the WLP interconnection line. The extracted model parameters are tabulated in Table I . Fig. 8(a) shows the total capacitance of the interconnection line on the WLP as a function of interconnection line length. The capacitance per unit line length can be obtained as 0.11 pF/mm from the slope in Fig. 8(a) . Fig. 8(b) shows the extracted total inductance as a function of interconnection line length on the WLP. The inductance of the WLP interconnection line per unit length is 0.286 nH/mm. If we assume that the chip size is 1 cm, and the maximum interconnection line length on the WLP is 4 mm, then the line inductance is approximately 1.14 nH, which is much smaller than that of wire-bond-type and lead-type packaging methods. By using the more than 10 multiple lines and solder balls for the power/ground connection, the power/ground inductance can be significantly reduced below 114 pH. Using these extracted circuit elements, we simulated the insertion loss of the interconnection line on the WLP. From the simulation result, as shown in Fig. 9 , the frequency for 1 dB insertion loss is 30.3 GHz. 
IV. LOADING EFFECT OF WLP ON A RAMBUS IN-LINE MEMORY MODULE
By using the extracted model of the WLP, we have investigated the loading effect of the WLP on a high-speed board. Since the parasitic loading effect of the WLP is very small, it is believed that the WLP is well suited for high-speed applications. We chose a Rambus in-line memory module (RIMM) board as the high-speed board in our study. The Rambus channel on the RIMM is designed for a 28 nominal impedance. The entire signal path in the RIMM can be divided into three distinct sections. The first section of the trace on the RIMM is the unloaded trace section from the left connector contact pads of the RIMM to the first device, where the WLP of the Rambus chip is not attached on the trace. The second trace section is the loaded trace section, where the WLP is attached with a regular spacing. The third section is the unloaded trace section from the last device to the right connector contact pads on the RIMM. Total length of the trace is 15.9 cm. The trace of the unloaded section has a 28 characteristic impedance [18] . However, due to the loading effect of the WLP with the device input impedance, the effective line impedance of the trace in the loaded section is not aligned to the target impedance. In addition, due to the frequency-dependent nature of the package loading impedance, the on the RIMM is also affected by the frequency change. Hence, the characteristic line impedance of the second loaded line section must be tuned so that stays within the range allowed by the specification. The deviation of produces problems of signal distortion and additional signal delay due to signal reflection and impedance mismatch. With the given parasitic model of the WLP, can be adjusted by changing the original line impedance before the loading of the WLP on the RIMM. Fig. 10 shows the circuit model of the RIMM loaded channel section used in this study. The model of the loaded line section on the RIMM consists of the transmission line model of the line trace on the RIMM PCB and the input loaded circuit elements , , and by the WLP or the BGA package. A total of eight packages were attached to the trace at 14.16-mm intervals. Fig. 11 shows the simulated of the loaded line section on the RIMM as a function of the frequency. The simulation was executed up to a frequency of 1.6 GHz, which is the 3 dB frequency of a recently released 533 MHz clock RDRAM. The target impedance is 28 and the allowed range of is between 25.2 and 30.8 [18] . For the simulation, the model parameters of the WLP loading, such as , , and , are required. Table II shows the model parameters used in the simulation for the WLP and the BGA. The interconnection line length of the WLP and the BGA were assumed to be 3 mm. The loading capacitor and inductance of the WLP interconnection line were obtained from Fig. 8(a) and (b) . The loading package model of the BGA was obtained from the previous work and from measurement data using the one-port -parameter measurement method [6] , [19] . As can be seen from Fig. 11 , the is strongly dependent on the line impedance without package loading on the RIMM. A lower line impedance without the package loading produces a lower . Moreover, we also noted that the decreases as the frequency increases. At higher frequency, the shunt conductance of the loaded package impedance increases and results in lower . The resonance LC frequency of the package loading is approximately 1.5-3 GHz. Hence, in the frequency range below the resonance frequency the effect of the capacitive package loading is dominant. On the other hand, in the case of the package of the lead-type or wire-type bonding, inductive loading effects of the package may prevail. By choosing the appropriate line impedance, can be obtained in the target range. In Fig. 11 , the unloaded line impedance of 44 is the best choice, which produces minimum variation of . Fig. 12 shows the simulated for the WLP and the BGA, for comparison, when the line impedance is 41 before the package loading, where 41 is the recommended line impedance from the RIMM design specification. In the simulation of Fig. 12 , the BGA shows better performance, in terms of the impedance, because the of the BGA stays close to the target impedance of 28 . The capacitive loading of the BGA is smaller than that of the WLP as shown in Table II . The higher capacitive loading of the WLP is caused by the thin dielectric thickness (SBL) of the WLP compared with that of the BGA. The dielectric thickness of the test WLP is 20 m, by the spin coating process of the WLP. On the other hand, the dielectric thickness of the conventional BGA is approximately 175 m. The higher capacitive loading of the WLP produces a lower when the package is loaded on the trace of the RIMM. When the frequency is increased above the resonance frequency, the inductive loading effect becomes dominant and the WLP has a smaller change in due to the package loading. Fig. 13 shows the step-input responses of the RIMM for the package types WLP and BGA. The time-domain simulation is conducted using the circuit schematic of Fig. 10 and Step responses of the RIMM for the package types WLP and BGA.
The input pulse has a 0.2-ns rise time.
Table II. The input pulse has a rise time of 0.2 ns. Eight devices were mounted and bonded on the signal trace from the left connector contact pads on the RIMM to the right connector contact pads on the RIMM. The higher input capacitance of the WLP generates the additional propagation delay of 39 ps compared with the BGA. However, the voltage overshoot of the RIMM is smaller with WLP by 35 mV because of its lower package loading inductance. When a 44 line impedance before package loading is chosen to compensate for the higher input capacitance of the WLP as shown in Fig. 11 , the propagation delay is increased by 24 ps because the increased line impedance makes the ZC delay longer. Consequently, although the WLP does not meet the Rambus package specification, because of the higher package loading capacitance, the increased loading capacitance of the WLP can be compensated for by choosing the line impedance on the RIMM PCB correctly. In this case, the propagation delay has to be taken into account.
V. CONCLUSION
The measured SWF and the attenuation constant confirm the propagation mode of a quasi-TEM mode in the WLP interconnection line with low loss. It was also shown that the WLP interconnection line can be considered to be a conductor-backed coplanar waveguide. The model of the WLP interconnection line is represented in the form of distributed lumped circuit model elements such as shunt capacitor, series inductor, and series resistor. Excellent agreement was demonstrated between the extracted model parameters and the theoretical calculation from the suggested model. From the extracted model parameters, the inductance and the capacitance per unit length of the WLP interconnection line are 0.286 nH/mm and 0.11 pF/mm, respectively. Based on these parameters, we simulated the effective line impedance, propagation delay, and voltage overshoot of the RIMM using the WLP. The increased capacitance of the WLP may cause impedance mismatching when applied to conventional RIMM design. However, the increased capacitive loading can be successfully compensated for by adjusting the line impedance of the RIMM PCB. Moreover, the lower inductance of the WLP compared with the BGA guarantees better performance in the above 1.5 GHz frequency region. However the RIMM has a longer ZC delay when WLP is used. Therefore, with careful consideration to the propagation delay, the WLP can be a strong candidate for the RDRAM package or other high-frequency devices with low manufacturing cost.
